Wafer level packaging employs specific alignment and wafer bonding techniques as an enabling solution for stacking of wafers and three-dimensional integration of devices.
Courtesy of Enthone.
80µm SU-8 resist features with sidewall angles approaching 90°. Courtesy of DALSA Corporation. High-Q-3D solenoid industors for RF ICs. Courtesy of SIMIT.
Sub 0.5µm aligned, bonded color filter. Courtesy of MicroEmissive Displays (MED).
Micro-lens structures for CMOS image sensor modules created utilizing UV-NIL. Source EVG.
Ziptronix direct bond interconnect. Courtesy of Ziptronix.
NanoSpray coating, 100µm diameter and 300µm depth. Source EVG.
Patterned, spray coated resist layer in anisotropically etched cavity. Courtesy of TU-Delft DIMES.
Cross-section of temporary bond utilizing Brewer Science's HT series adhesive. Source: EVG.
200mm chip-to-wafer bond. Courtesy of Datacon.
Metal/Adhesive via first 3D bonding interface. Courtesy of RPI.
VLSIresearch announces THE BEST 2013 Suppliers
VLSIresearch announces winners of the 2013 10 BEST Suppliers of Chip Making Equipment awards
更多新闻 ..
ECTC 2013
sensors expo & conference 2013
更多大事记 ..
相关的产品
CMOS影像感測器
微流体技术
邏輯處理器/記憶體
微機電元件
晶圓級光學元件
EV Group and Fraunhofer IZM-ASSID Establish JDA for High-Volume 3D Integration Applications
技术文献
Product Range
EV Group Corporate Video
3D InCites reports on EVG Headquarters expansion and technology developments